Abstract-Latency insensitive (LI) designs can tolerate arbitrary computation and communication latencies. Synchronous elasticization converts an ordinary clocked design into LI. It uses communication protocols such as the Synchronous Elastic Flow (SELF). Comparing to its lazy implementations, eager SELF has no combinational cycles and can provide performance advantage. Yet, it uses eager forks (EForks) consuming more area and power. This paper demonstrates that EForks can be redundant. A novel ultra simple fork (USFork) implementation is introduced. The conditions under which an EFork will behave exactly the same as a USFork (from the protocol perspective) are formally derived. The paper also investigates the conditions under which multiple SELF controllers can be merged to further decrease the area and power overhead (as long as the physical placement allows). The flow has been integrated in a fully automated tool, HGEN. Hybrid GENerator (HGEN) selectively replaces redundant EForks with USForks and, optionally, merges equivalent controllers. HGEN uses 6thSense tool as an embedded verification engine. Comparing to the methodology used in published work on a MiniMIPS processor case study, HGEN shows up to 34.3% and 25.4% savings in area and power due to utilizing USForks. It also shows at least 32% saving in the number of EForks in s382 ISCAS benchmark. More reduction is possible if the physical placement allows for controller merging. Thanks to the advance in synchronous verification technology, HGEN runs within a few minutes (for all this paper examples). This makes the proposed approach suitable for tight time-to-market constraints.
I. INTRODUCTION
Latency insensitivity (LI) [1] allows designs to tolerate arbitrary latency variations in their computation units as well as communication channels. This could be specially important for interfaces where the actual latency can not be accurately estimated or required to be flexible. Examples of the former is systems with very long interconnects. Interconnect latency is affected by many factors that can not be accurately estimated before the final layout [2] . On the other hand, some applications require flexible interfaces that tolerate variable latencies. Examples can include interfaces to variable latency ALUs, memories or network on chip. It has been reported that applying flexible latency design to the critical block of one of Intel SOC (H.264 CABAC) can achieve 35% performance advantage [3] .
Synchronous elasticization [4] , [5] , [6] is a technique of converting an ordinary clocked design into LI. Unlike asynchronous, synchronous elastic circuits can be easily designed with conventional design flows using STA [5] , [7] . The Synchronous Elastic Flow (SELF) [4] is a communication protocol in synchronous elastic designs. Its eager implementation has been reported in [4] . Such implementation is combinational-cycle free and can provide performance advantage in some designs comparing to lazy implementations. However, it uses eager forks (EForks) which are more expensive in terms of area and power consumption. The LI control network area and power consumption overheads may become prohibitive in some cases [5] . In fact, measurements of a MiniMIPS processor fabricated in a 0.5 µm node show that elasticization with an eager SELF implementation results in area and dynamic power penalties of 29% and 13%, respectively [8] . Therefore, minimizing these overheads is a primary concern. An algorithm that minimizes the total number of control steering units (i.e., joins and forks) in the LI control network (and, hence, its area and power overheads) has been proposed in [9] .
Due to its lower area and power overheads, lazy SELF implementation can become an attractive solution. However, such implementation typically suffers from combinational cycles that can cause deadlock or oscillation [8] . Authors of [8] also showed that running the same testbench program on a MiniMIPS processor implemented with lazy SELF takes 32.7% and 58.8% longer runtime than an eager implementation in case of 1 and 3 bubbles in the register file path, respectively.
Section III introduces the ultra simple fork (USFork). As the name implies, the USFork implementation has no logic gates -just wired connections. We study the EFork transition diagram and formally derive the conditions under which an EFork can be replaced by a USFork. The transformation guarantees that, under such conditions, the USFork will schedule exactly the same state transitions as the EFork over all its channels, thus maintaining the same runtime. Unlike lazy SELF implementations, utilizing the USFork neither creates combinational cycles nor results in performance penalties. In essence, our approach selectively replaces the redundant EForks in a control network with USForks resulting in a hybrid network where both EForks and USForks are used. The resultant network has the same runtime as the all eager network with reduced area and power consumption.
Section IV investigates the conditions under which multiple SELF controllers can be merged into one controller. The transformation reduces the control network area and power overhead and is limited only by the physical placement constraints. SELF controller clustering has previously been reported in [10] . However, their approach requires the control network model to be closed (i.e., an abstract for the environment must be available). They also require static latency values inside the control network. On the other hand, the approach proposed in this paper can handle situations where the environment abstract is not available or required to be flexible. It can also handle designs with variable latency units.
The above two transformations have been integrated in a fully automated tool, HGEN. Section VI gives an overview of the tool. HGEN takes a verilog description of a control network and returns a verilog netlist of the minimized version (using one or two of the above transformations).
Finally, the paper is concluded with sample results in Section VII.
II. SYNCHRONOUS ELASTIC ARCHITECTURES
An elastic system uses Elastic Buffers (EBs) as synchronization elements as counterparts to flip-flops in ordinary clocked systems. Fig. 1 shows a block diagram of an EB [4] . EB Controllers (EBCs) communicate through control channels. A control channel in the SELF protocol is composed of two signals. 'Valid' (V ) in the forward direction, indicates the validity of the data coming from the The transmitter provides valid data, but the receiver can not accept it. The transmitter will sustain the valid data until the receiver is able to read it. Hence, SELF protocol prohibits a transition from R to I states. When there are more than one transmitter and one receiver EBs, a control network is required to connect the different EBs. A control network is composed of control channels connected through control steering units, namely, join and fork components. A join element joins two or more incoming control channels into one output control channel. A fork element forks one incoming control channel into two or more output control channels. Fork and join components are represented in this paper by and ⊗, respectively. Finally, the SELF protocol used over the control channels can be implemented in an eager, lazy or hybrid flavors. For brevity, we will refer to an eager implementation of the SELF protocol, as simply 'eager SELF', and same for 'lazy and hybrid SELF'.
III. EAGER TO ULTRA SIMPLE FORK TRANSFORMATION

A. Eager SELF Protocol
An eager SELF implementation uses eager forks (EForks) and lazy joins. Study of lazy joins and forks are outside the scope of this paper (see, for example, [11] ). Fig. 4 shows a 2-output-channel EFork proposed in [4] . Once a (valid) data token is available at an EFork stem, it will immediately pass it to all its branches. Meanwhile, the EFork will stall until all its branches receive the data token. This gives an early start to the branches that are ready (i.e., their corresponding stall signal is Zero). Lazy forks, on the other hand, do not pass the data token from their stems to their branches until all branches are ready to receive. Hence, EFork can result in performance advantage over lazy forks in some systems. However, EFork incorporates one flip flop per branch that is triggered every clock cycle even if there is no activity in the control network. Moreover, eager forks have higher logic complexity comparing to lazy. All of that render the EFork expensive in terms of both area and power consumption.
B. Eager Fork State Diagram
A 2-output-channel EFork has 3 terminal channels: namely, L (Left), R1 (Right1) and R2 (Right2). L consists of signals V l and S l . Similarly, R1 consists of Vr1 and Sr1, and R2 of Vr2 and Sr2.
In order to compute the state diagram of an EFork, the behavior allowed by the SELF protocol over the fork 3 channels must be taken into account. Hence, the desired state diagram is obtained by composing the simple (2 flip-flop based) 4-state diagram of the EFork circuit of Fig. 4 with the SELF transition diagram of Fig. 2 
depicted in Table I and Fig. 3 , respectively. In this diagram, the inputs V l , Sr1, and Sr2 are part of the state vector (along with the flipflop outputs, Q1 and Q2). To simplify the notations, the state vector takes the following format: <Q1,Q2,L,R1,R2>, where L, R1 and R2 carry the corresponding channel status (i.e., I, T , or R). States with dot inside are reset states. Some of the transitions (and states) are not allowed (or reached) because of the SELF protocol constraints, and, hence, omitted from the diagram. Most of the transition labels were omitted from Fig. 3 for brevity.
C. Input Behavior Constraints
For a 2-output-channel EFork, the input vector, I, is a 3-tuple of signals < V l , Sr1, Sr2 >∈ {0, 1}
3 . Subscript n is added to I and the 3 signals to denote the value at clock cycle n. We define S I to be an infinite sequence of input vectors ordered by the clock index. Hence, S I [n] = In. We refer to the total input behavior, B I T , as the set of all input sequences. Some of the input sequences are not allowed by the SELF protocol. For example, the following sequence will cause an R to I transition on the L channel: << 1, 0, 0 >, < 1, 1, 1 > , < 0, 1, 1 >, .. >. The set of all sequences which are excluded for violating the SELF protocol will be denoted as E I P . Nonetheless, in this Section, some of the sequences will also be excluded due to other constraints. Under Constraint Ci, the allowed input behavior, B is, thus, given by the following equation:
Where E
I
Ci is the set of sequences excluded from the input behavior for violating constraint Ci. The words property and constraint will be used interchangeably as long as the context is clear. In our notation, constraint x constrains the input behavior such that property x holds. Properties (and constraints) will be specified using PSL syntax unless mentioned otherwise. Definition 1. Protocol Equivalence Two forks are said to be SELF protocol equivalent (or, for short, just protocol equivalent), if, given the same input sequences, their terminal channels go through the same SELF state transitions. Proof: Figures 6 and 7 show the Karnaugh maps of Vr1 (or Vr2) and S l , respectively, in states s0 -s2. By using simple logic optimization, the following equations can be obtained:
The USFork of Fig. 5 exactly implements these equations. Please notice that the choice to connect S l to either Sr1 or Sr2 in Fig. 5 is irrelevant. The reason is, as will be shown in Theorem 2, under the input constraint specified in Theorem 1, Sr1 and Sr2 are always identical. They may differ only when V l is Zero, in which case the L channel is in the idle (I) state whatever the value of S l . In other words, two properties i and j (also referred to as constraints) are equivalent if, constraining the input behavior such that property i holds, will cause property j to hold, and vice versa.
Similarly, n properties (also referred to as constraints) are equivalent if ∀i, j ∈ {1, 2, .., n} property i and property j are equivalent.
Theorem 2. The following three properties (also referred to as constraints) are equivalent:
Proof: We will prove that constraining the input behavior such that any one property holds will cause the other two to hold as well. C. 1 If the input behavior is constrained such that EFork operates in s0 to s2 only, then properties 2 and 3 are satisfied as well. As shown in Table I , in s0 to s2, Sr1 never differs from Sr2 while V l is One (C. 2), and Vr1 is always the same as Vr2 (C. 3). C. 2 States s0 to s4 are reset states. However, if the input behavior is constrained such that Sr1 is always the same as Sr2 while V l is one, then the EFork can reset only in any of the states s0 to s2, exclusively. Besides, it will stay in these states since all the red transitions in Fig. 3 will not fire. Hence, C. 1 will be satisfied, and subsequently, C. 3 will be satisfied as well. C. 3 If the input behavior is constrained such that only those input sequences that cause Vr1 to be always the same as Vr2, are allowed, then the EFork will never move to any of the states s5 to s8 (where Vris differ). Moreover, EFork will not reset in states s3 or s4 since all the input sequences that go through them must also go through states s5 to s8 (no other transition is available). And the latter sequences are excluded by the constraint. Hence, forcing C. 3 will cause the EFork to reset and operate in states s0 to s2 only. Therefore, both C. 1 and C. 2 will be satisfied.
Definition 3. Equivalence Constraint. We call a constraint on the input behavior that causes EFork to be protocol equivalent to USFork an equivalence constraint.
Thus, each of the three constraints of Theorem 2 is an equivalence constraint. When the context is clear, an equivalence constraint will also be referred to as an equivalence condition. We now prove that any of these three conditions allow us to find the maximum number of candidate EForks in a network that can be replaced by USForks.
Definition 4. Minimal Equivalence Constraint. An equivalence constraint is minimal if it allows for maximum behavior of the inputs beyond which an EFork will fail to be protocol equivalent to a USFork.
has no other legal transition but to move to one of the states s5 to s8 (which we argued break the protocol equivalence). Hence, C. 1 is a minimal constraint.
Since, from Theorem 2 the three constraints are equivalent. Therefore, they constrain the input behavior similarly. It follows that, since C. 1 is minimal, C. 2 and C. 3 are minimal as well.
To check for EFork replacements, the EFork can be checked against any of the three properties. However, without loss of generality, only property 3 will be used, hereafter. Would two branches of an EFork satisfy property 3, the EFork can be correctly replaced by a USFork. Being a minimal condition for equivalence (as proven in Theorem 3), it maximizes the chance of finding candidate EForks for replacement.
Replacing an EFork with a USFork can not create combinational cycles, since there are no internal paths inside the USFork that connects valid to stall ports (or vice versa). This is an advantage over lazy forks where such internal paths do exist [8] . Besides, since (under the mentioned conditions) the USFork is protocol equivalent to the EFork, they both schedule the same protocol state transitions over their terminal channels. Hence, they will both have the same runtime. Finally, replacing an EFork with a USFork should never degrade the control network maximum frequency. It can actually boost it since the USFork cuts from all the EFork internal path delays.
D. Verification
To verify Theorems 1 and 2, we use the setup of Fig. 8 . The whole structure is modeled and passed to a symbolic model checker, NuSMV [12] . The inputs of both the EFork and USFork (i.e., V l , Sr1, and Sr2 are driven simultaneously from the same protocol terminal (PT). A PT can simply be an EB controller initialized in a random state. It can also be implemented as a SELF channel with protocol constraints forced on its valid and stall signals. In this Section the first approach is used, the other will be used later in the paper. The outputs of the EFork and USFork have suffixes of E and U S, respectively. They are ORed together to form the corresponding signals over the the three terminal channels (i.e., L, R1, and R2). Valid and stall signals on channel L will be denoted as V L and SL, respectively. The other states of the other 2 channels are defined similarly for both EFork and USFork. The EFork states of operation are also defined as follows: Mismatches over the three channels are defined as follows: and a property is verified using PSLSPEC. In the following code, only one constraint is forced at a time.
To verify Theorem 1: 
E. Multi-output-channel EForks
Theorem 6 extends the results of the previous theorems to multioutput-channel EForks.
Lemma 4. n-output-channel EFork is protocol equivalent to concatenated (n-1) 2-output-channel EForks.
Proof: Proof is trivial and omitted for space limitations.
Lemma 5. n-output-channel USFork is protocol equivalent to concatenated (n-1) 2-output-channel USForks.
Proof: Proof is trivial and omitted for space limitations. Proof: The proof follows from Lemmas 4 and 5 and Theorem 2, and was omitted due to space limitations.
Red forks in Fig. 9 are EForks and green are USForks.
IV. ELASTIC BUFFER CONTROLLER MERGING
In a typical control network, some Elastic Buffer Controllers (EBCs) may activate their corresponding latches at similar schedules. This can allow for possible merging of these controllers into one controller that feeds them all (as much as the physical placement permits). Similar observation has also been noted by the authors of [10] . However, their algorithm requires the control network model to be closed and of static latency. This Section provides a framework for merging such controllers in any control network. That includes open networks (i.e., when the environment abstract is not available or required to be flexible) as well as networks incorporating variable latency units. The approach is straight forward, nonetheless. Definition 5. Functional Equivalence Two structures are said to be functionally equivalent, if, given the same input sequences, they produce the same output sequences.
Theorem 7.
If the n EBCs of Fig. 10a are initialized in the same state and the environment behavior is constrained such that the following two properties (also referred to as constraints) are true ∀i, j ∈ {1, 2, ..n}, i = j:
2) ALWAYS (Sri xnor Srj) Then, the structure of Fig. 10b is functionally equivalent to the one in Fig. 10a .
Proof: Trivial. It is easy to show under the conditions of the theorem, that the following properties will also hold: ALWAYS (Vri xnor Vrj), ALWAYS (S li xnor S lj ), ALWAYS (Emi xnor Emj), and ALWAYS (Esi xnor Esj) EBC merging is limited only by the physical placement constraints. A technique in which a maximum diameter per cluster of merged EBCs (schedulers in their case) was proposed in [10] . The same technique can be readily integrated in this approach.
V. VERIFICATION MODELS OF DIFFERENT CONTROL NETWORK COMPONENTS
An elastic control network needs to be verified as a whole to check if the required conditions for using USForks or merging EBCs are met. Two frameworks were particularly useful for us: namely, 6thSense [13] and NuSMV. The section will try to cover both frameworks as space allows.
6thSense uses a standard VHDL to model a circuit and is particularly designed for synchronous circuit verification. Most of the control network models will be omitted since they are intuitive.
NuSMV model checker has its own input language and supports both synchronous and asynchronous circuit verification. To mimic a synchronous behavior in NuSMV, the network components (e.g., joins and forks), including a clock generator, are connected synchronously. All combinatorial logic are modeled with zero delay (using DEFINE reserved word), and the clock generator changes phase with every verification cycle. An NuSMV model for a clock generator is as follows: USFork transformation Condition 3 of Theorem 2 is verified for each two branches in the EFork to determine if they can be replaced by a USFork. Hence, in an n-output EFork F and ∀i, j ∈ {1, 2, .., n}, i = j, the following properties are specified. In NuSMV: 
C. Elastic Buffer Controller
Similarly, the EBC model immediately follows the FSM or the circuit implementation of [4] . The EBC merging condition of Theorem 7 is verified for each two EBCs in the network to determine if they can be merged. Hence, for a control network with n EBCs and ∀i, j ∈ {1, 2, .., n}, i = j, the following properties are specified. In NuSMV: 
D. SELF Input Channel
A SELF input channel is the control channel corresponding to a data input (or group of data inputs) to the design. The valid signal of this channel V i is an input to the design and the stall (Si) is an output. V i will be defined as a random input with the SELF protocol constraints applied. In particular, SELF prohibits a transition from R to I state on any channel. This constraint on the input behavior is expressed in NuSMV as: Where, in both cases, V i is a one clock delayed version of V i next. Fig. 11 : A variable latency unit and a controller [4] . V i next is, then, considered as the virtual input that the verification engine exhaustively randomizes.
E. SELF Output Channel
Similarly, a SELF output channel is the control channel corresponding to a data output (or group of data outputs) from the design. The valid signal of this channel V i is an output from the design and the stall (Si) is an input. The SELF protocol does not explicitly set constraints on the possible sequence of values over the input stall signal. However, it can be easily inferred from the EB specifications in [4] or the EHB (elastic half buffer) in [14] that a transition from I0 (!V &!S) to I1 (!V &S) can not happen on any SELF channel. Hence, the following constraint is applied to the SELF output channel. In NuSMV: Again, Si is a one clock delayed version of the random input Si next. Fig. 11 shows a block diagram of a variable latency unit (VLU) and a variable latency controller (VLC) [4] . The VLC model follows the figure directly and omitted for brevity. The VLU model would depend on the actual unit design. Nonetheless, to be able to verify the control network, it suffices to know the minimum and maximum latency values of that unit (whatever its functionality is). Hence, for each VLU, we used a model that randomly picks the next latency value from a range of values [min,max] specified by the designer for that VLU.
F. Variable Latency Unit
VI. HGEN TOOL
To automate the transformations described in this paper, we developed HGEN. HGEN (Hybrid network GENerator) is a fully automated tool that takes a verilog description of a control network and returns a verilog description of the minimized version. The tool currently uses 6thSense as the verification engine. Support for NuSMV is left for future versions. HGEN models the input verilog control network into VHDL. It adds the proper constraints for the SELF channels. The EFork to USFork transformation conditions are verified for each two branches in the network. Similarly, the EB controller merging conditions are checked for each two EB controllers. HGEN automatically generates the suitable models for the variable latency units (based on the min and max latencies provided by the user in a configuration file). It generates a report with the EFork branches that has been transformed into USFork, and the merged EB controllers. -nm (no merge) option can be used to prevent HGEN from merging equivalent EB controllers (i.e., to only check for and do EFork to USFork transformation). The option is useful for doing the EBC merge after having some insight over the place and route information. HGEN currently supports all the network components described in Section V and more. Other component models (e.g., elastic half buffer and early evaluation components [15] ) can be readily integrated.
VII. RESULTS
For all the examples in this section, CNG tool [9] was used to automatically generate their initial elastic control networks. HGEN was then run to do the transformations described in this paper. Tables  II and III 
A. The MiniMIPS Processor
For the sake of comparison, we use the case study elasticized by the authors of [9] and [8] , the MiniMIPS processor. The MiniMIPS is an 8-bit subset of the 32-bit MIPS (Microprocessor without Interlocked Pipeline Stages) [16] , [17] . A simple block diagram of the architecture can be found in [8] . In summary, MiniMIPS has 10 EBCs (shown in solid rectangles in Fig. 12 , excluding M em): P to control the 8-bit program counter, C to control the 4-bit (data) controller, I1 − I4 to control the 4 8-bit instruction registers, respectively, A and B to control the ALU two 8-bit input registers, L to control the ALU 8-bit output register, and M to control the 8-bit memory data register. From the control point of view, the register file R and the memory M em could be considered as combinational units [4] . Hence, adding separate EBCs for R and M em are optional.
To illustrate the capability of the proposed approach, we like to study the MiniMIPS in three different settings:
1) Register File Bubbles: In this setting the control network is closed. We add one bubble stage at the two outputs of the register file (shown in dotted rectangles in Fig. 12 ). In practice this can be done to accommodate a high latency register file or because of long wires. The resultant control network verilog is passed to HGEN. Row one of Table II shows the results. In this setting, 10 out of the 12 EForks can be replaced by USForks (Fig. 12 shows EForks in red and USForks in green). This achieves 34.3% area reduction, and 25.4% and 32.3% dynamic and leakage power savings, respectively.
A MiniMIPS testbench program from [17] was run on the two elastic processor versions (i.e., before and after USFork replacements). As expected, both versions finished the program in the same number of clock cycles.
Furthermore, if the chip physical placement allows, 7 out of the 12 EBCs (10 + 2 bubbles) can be omitted (i.e., merged with other EBCs). This achieves 63.0% area reduction, and 53.4% and 54.8% dynamic and leakage power, respectively. Since merging some equivalent EBCs may not be feasible due to placement timing constraints, the actual saving of area and power will be in between the above two limits (i.e., depending on how many EBCs can actually be merged).
2) Variable Latency ALU: In this setting, the control network is closed, and there are no bubbles at the register file outputs. The ALU is modeled with a variable latency unit that finishes an operation within one or two clk cycles. Row two of Table II shows the results. In this setting, 9 out of the 12 EForks can be replaced by USForks. This achieves 32.3% area reduction, and 30.5% and 25.9% dynamic and leakage power savings, respectively. Similarly, the table also shows 63.1%, 63.0%, and 55.6% reductions in area, dynamic and leakage power, respectively, in case the physical placement allows for merging 7 out of the 10 EBCs.
3) Off-Chip Memory With Unknown Latency: In this setting, the control network is open at the memory interface. The memory interface is modeled in HGEN by one input and output SELF channels. In practice this can be done if the actual latency of the memory is unknown or required to be flexible. Row three of Table  II shows the results. In this setting, 7 out of the 12 EForks can be replaced by USForks. This achieves 25.6% area reduction, and 22.8% and 22.2% dynamic and leakage power savings, respectively. Similarly, the table also shows 47.7%, 45.0%, and 40.7% reductions in area, dynamic and leakage power, respectively, in case the physical placement allows for merging 5 out of the 10 EBCs.
B. S382
S382 is one of the ISCAS benchmarks. It has 3 input channels: F, T, and C, and 6 output channels: Y2, Y1, R2, R1, G2, and G1, and 21 EBCs. Table III shows the results of running HGEN over s382 in 3 different incremental settings: 1) All the 9 input/output channels are left open.
2) Y2 is connected to F, and Y1 is connected to T. The other 5 input/output channels are left open. 3) Y2 is connected to F, and Y1 is connected to T. R2 and R1 and G2 are connected to C through a 3-input join followed by a bubble. Output channel G1 is left open. Intuitively, the input behavior of setting 3 is a subset of 2, which, in turn, is a subset of 1. Hence, the number of EForks that can be replaced by USForks is the same or increases as we go from setting 1 to setting 3. Though the proposed approach handles open and closed control networks, however, this example shows that the chance of finding candidate EForks for replacement increases as we know more about the environment. In s382, the reduction in the number of EForks is 32%, 36%, and 72% in settings 1, 2, and 3, respectively.
Finally, Table IV shows HGEN results for other ISCAS benchmarks -verified in totally open control network settings (i.e., no abstract for the environment is provided). The results emphasize the speed of the tool. Further savings in the number of EForks and EBCs can be achieved with more knowledge of the environment model.
VIII. CONCLUSION
The paper demonstrated that eager forks (EForks) can be redundant in the control network of synchronous elastic circuits. We introduced an ultra simple fork (USFork) implementation. Conditions 
